

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/696,918	10/30/2003	Robert S. Vinson	GCSD-1157 (51231-DIV)	8239	
7590 04/20/2006			EXAMINER		
CHRISTOPHER F. REGAN			TRAN, THANH Y		
Allen, Dyer, Doppelt, Milbrath & Gilchrist, P.A. P.O. Box 3791 Orlando, FL 32802-3791					
			ART UNIT	PAPER NUMBER	
			2822		

DATE MAILED: 04/20/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

¥	20	
ſS,		
ation.		
s is		

t	Application No.	Applicant(s)				
065 - 4-45 - 0	10/696,918	VINSON ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thanh Y. Tran	2822				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 03 Ag	oril 2006.					
·= · · · · · · · · · · · · · · · · · ·	action is non-final.					
3) Since this application is in condition for allowan	ice except for formal matters, pro	secution as to the merits is				
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition of Claims						
 4) ☐ Claim(s) 10,12,15,16,18,28 and 30 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 10, 12, 15-16, 18, 28, 30 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement. 						
Application Papers						
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) lnterview Summary Paper No(s)/Mail Da 5) Notice of Informal P. 6) Other:					

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 10,12-16, and 18 are rejected under 35 U.S.C. 102(b) as being anticipated by Spielberger et al (U.S. 6,005,778).

As to claim 10, Spielberger et al discloses in figures 5-6 an integrated circuit chip module comprising: a substrate (as indicated at 14 in figure 1, or 14b in figure 5); an integrated circuit die ("chip" 40c) mounted on the substrate and having die pads (which are connected to wire bonds 90 on chip 40c) and an exposed surface opposite from the substrate; a plurality of substrate bonding pads (18c, 19c) positioned on the substrate adjacent the integrated circuit die ("chip" 40c); and a plurality of decoupling capacitor assemblies (70) mounted on the integrated circuit die ("chip" 40c), each decoupling capacitor assembly comprising: a capacitor carrier (first and second portions of "spacer" 50b) (as indicated in figure 5) secured onto the exposed surface of the integrated circuit die ("chip" 40c); a thin film metallization layer [a thin film metallization layer is a conductive layer which is a dark layer underneath element 70, see figure 6] formed on the capacitor carrier ("spacer" 50b); a decoupling capacitor (70) secured onto the thin film metallization layer; and a conductive adhesive layer (90) (col. 5, lines 6-7) positioned between the decoupling capacitor (70) and thin film metallization layer and securing the decoupling capacitor (70) on the thin film metallization layer; a wire bond extending from the thin film

Application/Control Number: 10/696,918 Page 3

Art Unit: 2822

metallization layer to a logic pin (a logic pin is a bonding pad on chip 40c) of the integrated circuit die ("chip" 40c); and a wire bond extending from a logic pin to a substrate bonding pad (18c).

As to claim 12, Spielberger et al discloses in figures 5-6 an integrated circuit chip module, wherein the plurality of decoupling capacitors (70) are mounted in series along the integrated circuit die (40c).

As to claim 15, Spielberger et al discloses in figures 5-6 an integrated circuit chip module, wherein the capacitor carrier ("spacer" 50b) (as indicated in figure 5) is formed from an aluminum nitride substrate ("aluminum nitride") (col. 4, lines 5-16; and col. 6, lines 50-53).

As to claim 16, Spielberger et al discloses in figure 6 an integrated circuit chip module, wherein the aluminum nitride substrate ranges in thickness from about 5 mil to about 50 mil ("approximately 40 mils") (col. 2, lines 65-67).

As to claim 18, Spielberger et al discloses in figures 5-6 an integrated circuit chip module including: a bonding pad ("dielectric material layer" 84) (col. 4, line 66 – col. 5, line 3) on the thin film metallization layer [a thin film metallization layer is a conductive layer which is a dark layer underneath element 70, see figure 6] for securing a wire bond.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 28 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Spielberger et al (U.S. 6,005,778) in view Heinks et al (U.S. 5,140,496).

As to claim 28, Spielberger et al discloses in figures 5-6 a decoupling capacitor assembly (comprising elements 82, "metal layer" 86, and 70) (col. 5, lines 8-9) used for decoupling integrated circuit die ("chip" 40c) comprising: a capacitor carrier ("spacer" 50b) (as indicated in figure 5) formed as an aluminum nitride substrate ("aluminum nitride") (col. 4, lines 5-16; and col. 6, lines 50-53) that is about 5 mil to about 50 mil thickness ("approximately 40 mils") (col. 2, lines 65-67); and a thin film metallization layer [a thin film metallization layer is a conductive layer which is a dark layer underneath element 70, see figure 6] formed on the capacitor carrier ("spacer" 50b), a decoupling capacitor (70) secured onto the thin film metallization layer [a thin film metallization layer is a conductive layer which is a dark layer underneath element 70, see figure 6]; a conductive adhesive (90) positioned between the decoupling capacitor (70) and thin film metallization layer and securing the decoupling capacitor (70) on the thin film metallization layer.

Spielberger et al does not disclose a wire bond extending from the decoupling capacitor and adapted to be connected to a logic pin of an integrated circuit die.

Heinks et al discloses in figure 6 a decoupling capacitor assembly, wherein a wire bond (64 or 66) extending from the decoupling capacitor (46) and adapted to be connected to a logic pin (58 or 60) of an integrated circuit die ("microchip" 12"). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the decoupling capacitor assembly of Spielberger et al by having a wire bond extending from the decoupling capacitor and adapted to be connected to a logic pin of an integrated circuit die as

Application/Control Number: 10/696,918

Art Unit: 2822

taught by Heinks et al for electrically connecting the decoupling capacitor to the power supply of the integrated circuit die (see col. 3, lines 7-26).

As to claim 30, Spielberger et al discloses in figures 5-6 a decoupling capacitor assembly (comprising elements 82, a dark layer underneath element 70, and 70) (col. 5, lines 8-9) used for decoupling integrated circuit die ("chip" 40c) further comprising: a bonding pad ("dielectric material layer" 84) (col. 4, line 66 - col. 5, line 3) positioned on said capacitor carrier ("spacer" 50b) (as indicated in figure 5) for connecting the wire bond thereto.

Response to Arguments

Applicant's arguments with respect to claims 10, 18, 28 and 30 have been considered but 5. are moot in view of the new ground(s) of rejection.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Y. Tran whose telephone number is (571) 272-2110. The examiner can normally be reached on M-F (9-6:30pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith, can be reached on (571) 272-2429. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/696,918

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TYT

Michael Trimin Primary Examiner

Page 6